And I think it is caused by differences in the FPGA structures and/or differences between the VHDL designers from Quartus and Xilinx: I did however leave another answer on the Forum that was another problem. Hi KhaiY, this problem was already solved in the past by upgrading my buggy 13.1 Quartus II version.
0 Comments
Leave a Reply. |
Details
AuthorWrite something about yourself. No need to be fancy, just an overview. ArchivesCategories |